

Form PTO-1449

JUL 21 2004

PAT. DOCKET NO.
4035-0165PAPPLICATION NO.
10/796,990**INFORMATION DISCLOSURE CITATION
IN AN APPLICATION**

(Use several sheets if necessary)

APPLICANT

MIURA, Yasuyuki et al.

FILING DATE
March 11, 2004GROUP
~~UNASSIGNED~~ 2609**U.S. PATENT DOCUMENTS**

| EXAMINER INITIAL | DOCUMENT NUMBER | Kind | DATE | NAME | CLASS | SUB CLASS | FILING DATE IF APPROPRIATE |
|---------------------|-----------------|------|------|------|-------|--------------|-------------------------------|
| | US | | | | | | |
| | US | | | | | | |
| | US | | | | | | |

FOREIGN PATENT DOCUMENTS

| | Office | DOCUMENT NUMBER | Kind | DATE | COUNTRY | CLASS | SUB CLASS | TRANSLATION | |
|--|--------|--------------------|------|------|---------|-------|--------------|-------------|----|
| | | | | | | | | YES | NO |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |
| | | | | | | | | | |

OTHER DOCUMENTS

(Include Name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.) date, page(s), volume-issue number(s), publisher, city and/or country where published.)

| | |
|------|---|
| /WK/ | DALLY et al., "Deadlock-Free Adaptive Routing in Multicomputer Networks Using Virtual Channels," IEEE Transactions on Parallel and Distributed Systems, Vol. 4, No. 4, April 1993, pp. 466-475. |
| /WK/ | DUATO, "A New Theory of Deadlock-Free Adaptive Routing in Wormhole Networks," IEE Transactions on Parallel and Distributed Systems, Vol. 4, No. 12, December 1993, pp. 1320-1331. |
| /WK/ | YANG et al., "Adaptive Routing in k -ary n -cube Multicomputers," Proc. Of ICPADS, 1996, pp. 404-411 |
| /WK/ | JAIN et al., "TESH: A New Hierarchical Interconnection Network for Massively Parallel Computing," IEICE Trans. Inf. & Syst., Vol. E80-D, No. 9, September 1997, pp. 837-845. |
| /WK/ | HORIGUCHI, "Wafer Scale Integration," Proceedings of the 6 th International Microelectronics Conference, May 30-June 1, 1990, Tokyo Japan, pp. 51-58. |
| /WK/ | LITTLE et al., "The 3-D Computer," IEEE International Conference on Wafer Scale Integration, 1989, pp. 55-64. |
| /WK/ | CAMPBELL et al., "3-D Wafer Stack Neurocomputing," IEEE International Conference on Wafer Scale Integration, 1993, pp. 67-74. |
| /WK/ | CARSON, "The Emergence of Stacked 3D Silicon and its Impact on Microelectronics Systems Integration," IEEE Innovative Systems in Silicon, 1996, pp. 1-8. |
| /WK/ | KURINO et al., "Three-Dimensional Integration Technology for Real Time Micro-Vision System," IEEE International Conference on Innovative Systems in Silicon, 1997, pp. 203-212. |

EXAMINER

/Wei Po Kao/ (09/02/2007)

DATE CONSIDERED

EXAMINER: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.